"Express Mail" Label No. EL 474 298 830 US
Date of Deposit August 22, 2001

I hereby certify that this is being deposited with the United States Postal Service "Express Mail Post Office to Address" service under 37 CFR 1.10 on the date indicated above and is addressed to:

Assistant Commissioner for Patents
Washington, D.C. 20231

By: _____

#5/IDS

PATENT
Attorney Docket No.: 015114-032993US
Client Ref.: A107 CIP C1 C3 C1 C1C1

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of: RICHARD G. CLIFF et al. Application No.: Unassigned Filed: Herewith For: PROGRAMMABLE LOGIC ARRAY INTEGRATED CIRCUITS	Examiner: Unassigned Art Unit: Unassigned INFORMATION DISCLOSURE STATEMENT UNDER 37 CFR §1.97 and §1.98

Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

The references cited on attached form PTO-1449 are being called to the attention of the Examiner. Copies of all but one reference were submitted in parent application 09/496,945 and therefore are not enclosed. A copy of reference 78 on page 4 is attached. It is respectfully requested that the cited references be expressly considered during the prosecution of this application, and the references be made of record therein and appear among the "references cited" on any patent to issue therefrom.

As provided for by 37 CFR 1.97(g) and (h), no inference should be made that the information and references cited are prior art merely because they are in this statement and no representation is being made that a search has been conducted or that this statement encompasses all the possible relevant information.

Applicant believes that no fee is required for submission of this statement, since it is being submitted prior to the first Office Action. However, if a fee is required, the Commissioner is authorized to deduct such fee from the undersigned's Deposit Account No. 20-1430. Please deduct any additional fees from, or credit any overpayment to, the above-noted Deposit Account.

Respectfully submitted,



Melvin D. Chan
Reg. No. 39,626

TOWNSEND and TOWNSEND and CREW LLP
Two Embarcadero Center, 8th Floor
San Francisco, California 94111-3834
Tel: 650-326-2400
Fax: 650-326-2422
MDC:acc

PA 3165422 v1

FORM PTO-1449 (Modified) LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT (Use several sheets if necessary)	Attorney Docket No.: 15114-032993US	Application No.: Unassigned
	Applicant: RICHARD G. CLIFF et al.	
	Filing Date: Herewith	Group: Unassigned

Reference Designation	U.S. PATENT DOCUMENTS					Page 1 of 6
Examiner Initial	Document No.	Date	Name	Class	Sub-class	Filing Date (If Appropriate)
01	4,293,783	10/06/81	Patil			
02	4,825,414	04/25/89	Kawata			
03	4,963,770	10/16/90	Keida			
04	4,975,601	12/04/90	Steele			
05	5,042,004	08/20/91	Agrawal et al.			
06	5,122,685	06/16/92	Chan et al.			
07	4,855,958	08/08/93	Ikeda			
08	Re. 34,444	11/16/93	Kaplinsky			
09	5,042,004	08/20/91	Agrawal et al.			
10	5,313,119	04/17/94	Cooke et al.			
11	5,315,178	05/24/94	Snider			
12	5,329,460	07/12/94	Agrawal et al.			
13	5,343,406	08/30/94	Freeman et al.			
14	5,352,940	10/04/94	Watson			
15	5,408,434	04/18/95	Stansfield			
16	5,414,377	05/09/95	Freidin			
17	5,426,378	06/20/95	Ong			
18	5,809,281	09/15/98	Steele et al.			
19	5,835,405	11/10/98	Tsui et al.			
FOREIGN PATENT DOCUMENTS						
	Document No.	Date	Country	Class	Sub-class	Translation (Yes/No)
20	0081917	22.08.83	EP			Yes
21	01091525 A	11.04.89	Japan			Abstract
22	0410759 A2	30.01.91	EP			Yes
23	0415542 A2	06.03.91	EP			Yes
24	0420389 A1	03.04.91	EP			Yes
25	0507507 A2	07.10.92	EP			Yes
26	0530985 A2	10.03.93	EP			Yes
27	0569137 A2	10.11.93	EP			Yes
28	01091526 A	11.04.89	Japan			Abstract
29	WO 94/10754	11.05.94	PCT			Yes

EXAMINER	DATE CONSIDERED

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

FORM PTO-1449 (Modified) LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT (Use several sheets if necessary)	Attorney Docket No.: 15114-032993US	Application No.: Unassigned
	Applicant: RICHARD G. CLIFF et al.	
	Filing Date: Herewith	Group: Unassigned

	OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) Page 2 of 6
_____ 30	Masumoto, Rodney T., "Configurable On-Chip RAM Incorporated into High Speed Logic Array," IEEE Custom Integrated Circuits Conference, June 1985, CH2157-6/85/0000-0240, pp. 240-243.
_____ 31	Landry, Steve, "Application -Specific ICs, Relying on RAM, Implement Almost Any Logic Function," Electronic Design, October 31, 1985, pp. 123-130.
_____ 32	Bursky, Dave, "Shrink Systems with One-Chip Decoder, EPROM, and RAM," Electronic Design, July 28, 1988, pp. 91-94.
_____ 33	Kawana, Keiichi et al., "An Efficient Logic Block Interconnect Architecture for User-Reprogrammable Gate Array," IEEE 1990 Custom Integrated Circuits Conf., May 1990, CH2860-5/90/0000-0164, pp. 31.3.1 to 31.3.4.
_____ 34	Shubat, Alexander et al., "A Family of User-Programmable Peripherals with a Functional Unit Architecture," IEEE Jor. of Solid-State Circuits, Vol. 27, No. 4, April 1992, 0018-9200/92$03.00, pp. 515-529.
_____ 35	"AT&T's Orthogonal ORCA Targets the FPGA Future," 8029 Electronic Engineering, 64, No. 786, June 1992, pp. 9-10.
_____ 36	Bursky, Dave, "FPGA Advances Cut Delays, Add Flexibility," 2328 Electronic Design, 40, No. 20, October 1, 1992, pp. 35-43.
_____ 37	Smith, Daniel, "Intel's FLEXlogic FPGA Architecture," IEEE 1063-6390/93, 1993 pp. 378-384.
_____ 38	Bursky, Dave, "Denser, Faster FPGAs Vie for Gate-Array Applications," 2328 Electronic Design, 41, No. 11, May 27, 1993, pp. 55-75.
_____ 39	Ngai, Kai-Kit Tony, "An SRAM-Programmable Field-Reconfigurable Memory," Presentation at University of Toronto, Canada, June 1993, pp. 1-14.
_____ 40	Kautz, "Cellular Logic in Memory Arrays," IEEE Trans. on Computers, Vol. C-18, No. 8, August 1969, pp. 719-727.
_____ 41	Stone, "A Logic in Memory Computer," IEEE Trans. on Computers, January 1970, pp. 73-78.
_____ 42	Manning, "An Approach to Highly Integrated Computer Maintained Cellular Arrays," IEEE Trans. on Computers, Vol. C-26, No. 6, June 1977,pp. 536-552.
_____ 43	Patil et al., "A Programmable Logic Approach for VLSI," IEEE Trans. on Computers, Vol. C-28, No. 9, September 1979, pp. 594-601.
_____ 44	Seitz, "Concurrent VLSI Architectures," IEEE Trans. on Computers, Vol. C-33, No. 12, December 1984, pp. 1247-1265.
_____ 45	Hsieh et al., "Third Generation Architecture Boosts Speed and Density of Field Programmable Gate Arrays," Proc. of IEEE CICC Conf., May 1990, pp. 31.2.1 to 31.2.7.
_____ 46	Bursky, "Combination RAM/PLD Opens New Application Options," Electronic Design, May 23, 1991, pp. 138-140.
_____ 47	Ling et al., "WASMII: A Data Driven Computer on a Virtual Hardware," Proc. of IEEE Field Prog. Custom Computing Machines Conf., Napa, California, April 1993, pp. 33-42.
_____ 48	Casselman, "Virtual Computing and The Virtual Computer," IEEE, July 1993, p. 43.
_____ 49	Quenot et al., "A Reconfigurable Compute Engine for Real-Time Vision Automata Prototyping," Proc. of IEEE FCCM Conf., Napa, California, February 1994, pp. 91-100.
_____ 50	Plus Logic "FPSL5110 Intelligent Data Buffer" Product Brief, Plus Logic, Inc., San Jose, California, October 1990, pp. 1-6.

EXAMINER	DATE CONSIDERED

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

FORM PTO-1449 (Modified) LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT (Use several sheets if necessary)	Attorney Docket No.: 15114-032993US	Application No.: Unassigned
	Applicant: RICHARD G. CLIFF et al.	
	Filing Date: Herewith	Group: Unassigned

	OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) Page 3 of 6
_____ 51	Larsson, T, "Programmable Logic Circuits: The Luxury Alternatives are Coming Soon," Elteknik-med-Aktuell Electronik, No. 4, Feb. 25-March 9, 1988, pp. 37-8, (with English abstract).
_____ 52	Intel Preliminary Datasheet, "iFX780: 10ns FLEXlogic FPGA with SRAM Option," November 1993, pages 2-24 to 2-46.
_____ 53	Quinnell, Richard A., "FPGA Family Offers Speed, Density, On-Chip RAM, and Wide-Decode Logic," EDN December 6, 1990, pp. 62-63.
_____ 54	Satoh, Hisayasu et al., "A 209K-Transistor ECL Gate Array with RAM," IEEE Jor. of Solid-State Circuits, Vol. 24, No. 5, October 1989, pp. 1275-1279.

EXAMINER	DATE CONSIDERED

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

FORM PTO-1449 (Modified) LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT (Use several sheets if necessary)	Attorney Docket No.: 15114-032993US	Application No.: Unassigned
	Applicant: RICHARD G. CLIFF et al.	
	Filing Date: Herewith	Group: Unassigned

Reference Designation — **U.S. PATENT DOCUMENTS** —

Examiner Initial	Document No.	Date	Name	Class	Sub-class	Filing Date (If Appropriate)
_____ 55	4,203,159	05/80	Wanlas			
_____ 56	4,462,487	02/87	Carter			
_____ 57	4,706,216	11/87	Carter			
_____ 58	4,758,985	07/88	Carter			
_____ 59	4,831,591	05/89	Imazeki et al.			
_____ 60	4,870,302	09/89	Freeman			
_____ 61	4,975,601	12/90	Steele			
_____ 62	5,089,993	02/92	Neal et al.			
_____ 63	5,099,150	03/92	Steele			
_____ 64	5,128,559	07/92	Steele			
_____ 65	5,144,582	09/92	Steele			
_____ 66	5,258,668	11/93	Cliff et al.			
_____ 67	5,260,610	11/93	Pedersen et al.			
_____ 68	5,260,611	11/93	Cliff			
_____ 69	5,436,575	07/95	Pedersen et al.			
_____ 70	5,550,782	08/96	Cliff et al.			
_____ 71	5,212,652	05/18/93	Agrawal et al.			
_____ 72	4,835,418	05/30/89	Hsieh			

FOREIGN PATENT DOCUMENTS

	Document No.	Date	Country	Class	Sub-class	Translation (Yes/No)
_____ 73	WO 95/16993	06/95	PCT			

OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)

_____ 74	"Optimized Reconfigurable Cell Array (ORCA) Series Field-Programmable Gate Arrays," AT&T Microelectronics, pp.1-87, Advance Data Sheet, February 1985.
_____ 75	"The Programmable Logic Data Book," Xilinx, Inc., 1993.
_____ 76	"The Programmable Logic Data Book," Xilinx, Inc., 1994, pp. 2-5 to 2-102.
_____ 77	Prince, et al., Semiconductor Memories, 2nd Ed., 1991, pp. 149-151, 157-160, and 371-375.
_____ 78	Bennett, P.S. et al., "BiMOS Technology in Gate Arrays with Configurable RAM," Proc. of 7th International Conf. on Custom and Semicustom ICs, November 3-5, 1987, London, U.K., pp. 54/1-7.

EXAMINER — DATE CONSIDERED

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

FORM PTO-1449 (Modified) LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT (Use several sheets if necessary)	Attorney Docket No.: 15114-032993US	Application No.: Unassigned
	Applicant: RICHARD G. CLIFF et al.	
	Filing Date: Unassigned	Group: Unassigned

Reference Designation — **U.S. PATENT DOCUMENTS** —

Examiner Initial	Document No.	Date	Name	Class	Sub-class	Filing Date (If Appropriate)
_____ 79	4,783,606	11/08/88	Goetting			
_____ 80	4,818,902	04/04/89	Brockmann			
_____ 81	5,073,729	12/17/91	Greene et al.			
_____ 82	5,191,243	03/02/93	Shen et al.			
_____ 83	5,204,556	04/20/93	Shankar			
_____ 84	5,504,875	04/02/96	Mills et al.			
_____ 85	5,506,517	04/09/96	Tsui et al.			

FOREIGN PATENT DOCUMENTS

	Document No.	Date	Country	Class	Sub-class	Translation (Yes/No)
_____ 86	0 340 890 B1	08.11.89	European			
_____ 87	0 340 891 B1	02.11.94	European			
_____ 88	0 426 283 A2	08/05/91	European			
_____ 89	0 450 811 A2	09.10.91	European			
_____ 90	0 461 798 B1	18.12.91	European			
_____ 91	WO 90/04233	19.04.90	PCT			
_____ 92	WO 92/17001	01.10.92	PCT			
_____ 93	2 202 355 A	21.09.88	UK			

OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)

_____ 94	Brinkman, "Evolution of the Logic Cell Array," Elektronica, Vol. 38, No. 17, 9/7/90, pp. 43-53.
_____ 95	Britton, et al., "Optimized Reconfigurable Cell Array Architecture for High-Performance Field Programmable Gate Arrays," in IEEE 1993 Custom Integrated Circuits Conference.
_____ 96	Cliff, et al., "A Dual Granularity and Globally Interconnected Architecture for a Programmable Logic Device," in IEEE 1993 Custom Integrated Circuits Conference.
_____ 97	Conner, "PLD Architectures Require Scrutiny," in Electrical Digest News, September 29, 1989.
_____ 98	Furtek, "Labyrinth: A Homogeneous Computational Medium," in IEEE 1990 Custom Integrated Circuits Conference.
_____ 99	Hallau, "More Than Mere 'Gate Logic'," in Electronik, Vol. 40, No. 15, 7/23/91, pp. 95-99.
_____ 100	Marple, "An MPGA Compatible FPGA Architecture," in IEEE 1992 Custom Integrated Circuits Conference.
_____ 101	Miyahara, et al., "A Composite CMOS Gate Array with 4K RAM and 128K ROM," in Proceedings of the IEEE 1985 Custom Integrated Circuits Conference, pp. 248-251.
_____ 102	New IEEE Standard Dictionary of Electrical and Electronics Terms, 5th Edition, January 15, 1993, page 974.
_____ 103	Ramatschi, "Field-Programmable Integrated Circuits," in Elecktronik Praxis, Vol. 25, No. 19, 10/4/90, pp. 52-59.
_____ 104	Sano, et al., "A 20ns CMOS Functional Gate Array with a Configurable Memory," in Proceedings of the 1983 IEEE International Solid State Circuits Conference.
_____ 105	Spandorfer, "Synthesis of Logic Functions on an Array of Integrated Circuits," Final Report prepared for Air Force Cambridge Research Laboratories, Office of Aerospace Research, United States Air Force, 1965.

FORM PTO-1449 (Modified) LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT (Use several sheets if necessary)	Attorney Docket No.: 15114-032993US	Application No.: Unassigned
	Applicant: RICHARD G. CLIFF et al.	
	Filing Date: Unassigned	Group: Unassigned

OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)

______ 106	Sugo, et al., "An ECL 2.8ns 16K RAM with 1.2K Logic Gate Array," IEEE International Solid-State Circuits Conference, February 21, 1986, pp. 256-257.
______ 107	Takechi, et al., "A CMOS 12K-Gate Array with Flexible 10Kb Memory," in Proceedings of the 1984 IEEE International Solid-State Circuits Conference, p. 258.
______ 108	Weiss, "FPGA Targets Dynamically Reloadable Logic," in Electrical Digest News, March 17, 1994.
______ 109	Weiss, "Intel CPLD Combines Flash Memory, SRAM-Based Logic," in Electrical Digest News, April 28, 1994.

EXAMINER DATE CONSIDERED

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

PA 3165360 v1